

# PATENT APPLICATION TRANSMITTAL LETTER

(Large Entity)

Docket No.  
MICE-0051-US (99.02108)

TO THE ASSISTANT COMMISSIONER FOR PATENTS

Transmitted herewith for filing under 35 U.S.C. 111 and 37 C.F.R. 1.53 is the patent application of:

Paul Petersen

For: **DETERMINING MEMORY UPGRADE OPTIONS**

Enclosed are:


- ☒ Certificate of Mailing with Express Mail Mailing Label No. **EL360181303US**
- ☒ 3 sheets of drawings.
- ☐ A certified copy of a application.
- ☒ Declaration ☒ Signed. ☐ Unsigned.
- ☒ Power of Attorney
- ☒ Information Disclosure Statement
- ☐ Preliminary Amendment
- ☒ Other: **Recordation Cover Sheet, Assignment and check for \$40**

## CLAIMS AS FILED

For	#Filed	#Allowed	#Extra	Rate	Fee
<b>Total Claims</b>	20	- 20 =	0	x \$22.00	\$0.00
<b>Indep. Claims</b>	3	- 3 =	0	x \$82.00	\$0.00
<b>Multiple Dependent Claims (check if applicable)</b> <input type="checkbox"/>					\$0.00
<b>BASIC FEE</b>					\$790.00
<b>TOTAL FILING FEE</b>					\$790.00

- ☒ A check in the amount of **\$790.00** to cover the filing fee is enclosed.
- ☒ The Commissioner is hereby authorized to charge and credit Deposit Account No. **20-1504** as described below. A duplicate copy of this sheet is enclosed.
  - ☐ Charge the amount of as filing fee.
  - ☒ Credit any overpayment.
  - ☒ Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.
  - ☐ Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b).

Dated: **October 18, 1999**

  
Signature

cc:

MICE-0051-US

(99.02108)

APPLICATION  
FOR  
UNITED STATES LETTERS PATENT

TITLE: **Determining Memory Upgrade Options**

INVENTORS: **Paul Petersen**

Express Mail No: EL360181303US

Date: October 18, 1999

Prepared by: TROP, PRUNER, HU & MILES, P.C.  
HOUSTON, TEXAS  
(VOICE) 713-468-8880 (FACSIMILE) 713-468-8883

## DETERMINING MEMORY UPGRADE OPTIONS

### Background

The invention relates generally to computer system memory and more particularly to upgrading computer system main memory.

As computer technology has progressed, vast improvements have been made in overall system performance. Developments in areas such as high speed microprocessors, graphics subsystems, and system memory have been fundamental to increases in computer system performance. Enhancements in memory technology include the development of memory having faster access. In addition, computer architectures have been enhanced to allow more system memory to be utilized. In conjunction with the improvements in memory technology, the price of memory has generally decreased over time, making high performance memory more affordable to computer users.

Therefore, computer users often desire to upgrade their computer systems with more memory or memory having better performance characteristics. Unfortunately, the memory upgrade process may be complicated, requiring specialized knowledge of memory technologies. A user may have to determine the memory capacity of their computer system and characteristics of the memory currently installed in their computer in order to upgrade properly. Thus, it would be beneficial to provide users with system memory upgrade information and options.

### Summary

In one embodiment, the invention provides a method to provide memory upgrade information. The method includes obtaining memory configuration information of a computer system, determining a memory capacity of the computer system and determining memory upgrade options based on the computer system's residual memory capacity. Alternatively, the method may be embodied in instructions stored on a program storage device that is readable by

a programmable control device. In another embodiment, the programmable storage device which includes instructions of the method may be included in a computer system having a memory configuration routine in accordance with the invention.

5

### Brief Description of the Drawings

Figure 1 shows an illustrative computer system having a memory configuration routine in accordance with one embodiment of the invention.

Figure 2 shows an ancillary bus to communicate with system memory configuration storage media in accordance with another embodiment of the invention.

Figure 3 shows a flow diagram for a memory configuration routine in accordance with yet another embodiment of the invention.

15

### Detailed Description

Techniques (including methods and devices) are described to determine a memory configuration of a computer system and provide memory upgrade options to a user. The following embodiments of this invention are illustrative only and are not to be considered limiting in any respect.

Referring to FIG. 1, an illustrative computer system **100** in accordance with the invention includes a memory configuration routine **112** to determine characteristics of system memory **110** and provide this information to a user in anticipation of a memory upgrade. The routine **112** determines the memory address characteristics of the system **100** (e.g., maximum address space of a processor/operating system and/or number of memory sockets available for connecting memory). The routine **112** also identifies a current memory configuration including the operational characteristics of installed memory. Using this combination of information, the routine **112** calculates a residual memory capacity and provides memory upgrade options to a user. Illustrative operational characteristics include, but are not limited to, the type of memory, the operating

speed of the memory, the size or capacity of the memory, and the organization (i.e., bank layout) of the memory.

As shown, the system **100** may also include a processor **102** coupled to a host bridge circuit **106** through a processor bus **104**. The host bridge circuit **106** (such as the 82443BX Host-to-PCI bridge device from Intel Corporation) may facilitate communication between the processor **102** and various other system devices, including system memory **110**. A memory controller **108** may be included in the host bridge circuit **106** to control access to the system memory **110**. When the processor **102** or another device of the system **100** requires access to the system memory **110**, the memory controller **108** must be activated.

The host bridge circuit **106** may be coupled to a primary bus **118** which operates in conformance with, for example, the Peripheral Component Interconnect (PCI) standard. An expansion bridge circuit **116**, (such as the 82371AB PIIX4 IDE controller from Intel Corporation) allows communication between the primary bus **118** and a secondary bus **120**. The secondary bus **120** may be operated in conformance with the Industry Standard Architecture (ISA), Extended Industry Standard Architecture (EISA), or the Low Pin Count (LPC) standards.

An ancillary bus controller **117** provides a communication interface for retrieval of configuration information from system memory over an ancillary bus **119**. Illustrative ancillary busses include those operated in conformance with the System Management Bus (sponsored by Intel Corporation) or the I2C bus (sponsored by Philips Semiconductors). In one embodiment of the invention, the ancillary bus controller **117** may be incorporated within the expansion bridge circuit **116** as shown in FIG. 1. In another embodiment, the ancillary bus controller **117** may be incorporated in the host bridge circuit **106**. In yet another embodiment, the ancillary bus controller **117** may be incorporated in a stand alone device coupled to primary bus **118** or secondary bus **120**.

Referring to FIG. 2, the system memory **110** may include one or more memory modules **200**, each having multiple dynamic random access memory (DRAM) devices **202** and a non-volatile storage device (NVSD) **204** such as a serial presence detect (SPD) device. A memory module **200** may be a detachable device that is coupled to the system **100** through sockets which are coupled to the memory controller **110**. Memory devices **202** may be arranged on the memory module **200** to provide random access memory (RAM) storage for the processor **102** and other devices of the system **100**. The memory devices **202** may be any type of DRAM such as fast page mode (FPM) DRAM, extended data out (EDO) DRAM, synchronous DRAM (SDRAM), double data rate (DDR) DRAM, Synchlink DRAM (SLDRAM), or RAMBUS<sup>®</sup> DRAM (RDRAM). The non-volatile storage device **204** located on each memory module **200** may be any type of non-volatile storage, such as erasable programmable read only memory (EPROM) or electrically erasable programmable read only memory (EEPROM), that stores information about the type and operating characteristics of the memory on the module **200**. Such operational characteristics include information about the memory devices' **202** speed, the total amount of memory on the memory module **200**, the organization of the memory (e.g., number and size of banks) and manufacturer identification data. The ancillary bus controller **117** may query the non-volatile storage device **204** of each memory module **200** via the ancillary bus **119** to retrieve memory configuration data to be used by the memory configuration routine **112** in determining memory upgrade options.

Referring again to FIG. 1, the memory configuration routine **112** may be stored as an executable code segment on a program storage device **113**. The device **113** may be any suitable storage media such as a magnetic hard or floppy disk drive, an optical disk drive or boot read-only memory (ROM). The memory configuration routine **112** may be provided by an original equipment manufacturer (OEM) as a utility or application that may be accessed in the same manner as conventional applications. For example, a user may launch the

memory configuration routine **112** by selecting an icon or by entering text at a command prompt.

Referring to FIG. 3, the memory configuration routine **112** obtains configuration data such the type, amount and operating characteristics of memory present in system memory **110** (block **300**). In one embodiment, the routine **112** may use the ancillary bus controller **117** to retrieve configuration data for currently installed memory modules **200** by querying each module's non-volatile storage device **204**. In another embodiment, configuration data for each memory module **200** may stored in a non-volatile storage device **114** (see FIG. 1) when memory controller **110** is initialized during power on self test (POST) operations. Configuration data so stored may be retrieved by the routine **112**. In yet another embodiment, the memory configuration routine **112** may retrieve memory configuration data form configuration registers internal to or associated with the memory controller **110** (not shown in FIG. 1).

As shown in block **302**, the memory configuration routine **112** also determines a total memory capacity for the system **100** by identifying the number of memory module sockets available and/or the number of address lines utilized by the memory controller **108**. In one embodiment, basic input/output system (BIOS) routines may be used to acquire information regarding total memory capacity. Alternatively, this information may be readily available on a non-volatile storage device such as device **114** (see FIG. 1).

In determining the total memory capacity, the memory configuration routine **112** may also account for limitations of a specific memory type already in use in the system **100**. Configuration data from non-volatile storage device **204** may be utilized to determine constraints for a particular type of memory device **202**. For example, if the system memory **110** comprises RAMBUS® devices, there is a limit of 32 devices per memory channel (i.e., memory devices **202**). An additional limitation is that a RAMBUS® memory controller **108** may only support three memory module sockets. (A RAMBUS® technology overview may be obtained from Rambus, Inc. of California.) The precise constraints vary based

on the type of memory device, but will be well known to those of ordinary skill in the art of computer system memory design.

After determining both the total memory capacity and the current memory configuration of the system **100**, the memory configuration routine **112**

- 5 determines memory upgrade options at block **304**. For example, by contrasting the current memory configuration with the total memory capacity, the routine **112** may determine a residual memory capacity. The routine **112** may determine options to upgrade memory by adding memory modules of the same or a compatible memory type up to the limits of the residual memory capacity.
- 10 The memory configuration routine **112** may also determine options to replace existing memory modules **200** with other types of memory or with memory modules having a greater amount of memory. The options established by the routine **112** may be based on specifications of memory modules currently available through memory manufacturers. This information may be stored on the
- 15 non-volatile storage device **204** or in one or more data files accessible to routine **112**. Alternatively, or in addition, this information may be obtained by routine **112** via an internet connection (directly or via modem).

- Each of the possible upgrade options may be provided to a user, as shown at block **306**, using any available output method such as a text listing of the
- 20 options or a dialog box with upgrade information. In accordance with another embodiment, a user may be provided with an interactive interface to the memory configuration routine **112** wherein the user may be given the opportunity to select an indication of a particular memory module as an upgrade option. In response, the routine **112** may calculate new upgrade options or memory
- 25 replacement options based on the user's selections. In this and similar embodiments, a user may explore many upgrade options and make an informed decision when upgrading system memory.

- While the invention has been disclosed with respect to a limited number of embodiments, numerous modifications and variations will be appreciated by
- 30 those skilled in the art. For example, the acts of blocks **300** and **302** may be



performed in reverse order (i.e., **302** followed by **300**). It is intended, therefore, that the following claims cover all such modifications and variations that may fall within the true spirit and scope of the invention.

What is claimed is:

- 1 1. A method to provide memory upgrade information comprising:  
2 obtaining memory configuration information of a computer system;  
3 determining a memory capacity of the computer system; and  
4 determining memory upgrade options based on a residual memory capacity  
5 of the computer system.
- 1 2. The method of claim 1, wherein the act of obtaining memory  
2 configuration information comprises obtaining an indication of an installed  
3 system memory amount.
- 1 3. The method of claim 2, wherein the memory configuration information  
2 further comprises a number of memory module sockets.
- 1 4. The method of claim 2, wherein the memory configuration information  
2 further comprises an operating speed of the installed system memory.
- 1 5. The method of claim 1, wherein the act of obtaining memory  
2 configuration information comprises accessing a non-volatile storage device.
- 1 6. The method of claim 5, wherein the act of accessing a non-volatile  
2 storage device comprises accessing a serial presence detect device.

- 1 7. The method of claim 1, wherein the act of obtaining memory  
2 configuration information comprises obtaining information from one or more  
3 dynamic random access memory devices.
- 1 8. The method of claim 1, wherein the act of determining a memory capacity  
2 comprises obtaining an indication of a maximum number of memory devices for  
3 the computer system.
- 1 9. The method of claim 1, wherein the act of determining a memory capacity  
2 comprises obtaining an indication of a maximum amount of memory for the  
3 computer system.
- 1 10. The method of claim 1, wherein the act of determining a memory capacity  
2 comprises obtaining an indication of a maximum number of memory module  
3 sockets for the computer system.
- 1 11. The method of claim 1, further comprising providing memory upgrade  
2 options to a use.
- 1 12. A program storage device, readable by a programmable control device,  
2 comprising instructions for causing the programmable control device to:  
3 obtain memory configuration information of a computer system;  
4 determine a memory capacity for the computer system; and  
5 determine memory upgrade options based on a residual memory capacity  
6 of the computer system.

1 13. The program storage device of claim 12, wherein the instructions to  
2 obtain memory configuration information comprise instructions to obtain an  
3 indication of an installed system memory amount.

1 14. The program storage device of claim 13, wherein the memory  
2 configuration information further comprises a number of memory module  
3 sockets.

1 15. The program storage device of claim 13, wherein the instructions to  
2 obtain memory configuration information further comprise instructions to obtain  
3 an indication of a number of memory module slots available to the  
4 programmable control device.

1 16. The program storage device of claim 12, wherein the instructions to  
2 obtain memory configuration information comprises instructions to access a non-  
3 volatile storage device.

1 17. The program storage device of claim 12, wherein instructions to  
2 determine a memory capacity comprise instructions to obtain an indication of a  
3 maximum number of memory devices for the computer system.

1 18. A computer system comprising:  
2 a processor;  
3 system memory coupled to the processor, the system memory having one  
4 or more memory modules and a memory configuration, wherein the memory  
5 modules include one or more memory devices; and  
6 a configuration routine including instructions to obtain memory  
7 configuration information, determine a memory capacity of the computer system,  
8 and determine memory upgrade options based on a residual memory capacity.


1 19. The computer system of claim 18, wherein the instructions to obtain  
2 memory configuration information comprise instructions to obtain indications of  
3 installed memory devices.

1 20. The computer system of claim 18, wherein the instructions to determine a  
2 memory capacity comprise instructions to obtain an indication of a maximum  
3 amount of memory for the computer system.


## **DETERMINING MEMORY UPGRADE OPTIONS**

### Abstract

A method to determine memory upgrade options retrieves memory configuration data from a non-volatile storage element associated with system memory modules, determine the total memory capacity of the computer system, determines a residual memory capacity based on the prior obtained information, and presents the user with a series of options to upgrade existing system memory or replace one or more currently installed memory modules.




**FIG. 1**



**FIG. 2**





**FIG. 3**

## DECLARATION

Inventor : Paul Petersen

Title : Determining Memory Upgrade Options

Serial No. : Unknown

Docket : MICE-0051-US

Filed : Herewith

(99.02108)


Assistant Commissioner for Patents

BOX PATENT APPLICATION

Washington, D.C. 20231

CERTIFICATE OF MAILING (37 C.F.R. 1.10)

The undersigned hereby certifies that this correspondence is being deposited with the U.S. Postal Service as Express Mail in an envelope addressed to the Assistant Commissioner for Patents, BOX PATENT APPLICATION, Washington, DC 20231, Express mail label number EL360181303US on October 18, 1999.

  
Be Henry

As the below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor of the subject matter which is claimed and for which a patent is sought on the above identified invention, the specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above-identified application, including the claims.


I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate Issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

Send correspondence to Coe F. Miles of TROP, PRUNER, HU & MILES, P.C., 8554 Katy Freeway, Suite 100, Houston, TX 77024 and direct telephone calls to Coe F. Miles at (713) 468-8880.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

**SOLE INVENTOR**

Full Name: Paul Petersen  
Signature:   
Date: 10-13-99      Citizenship: U.S.  
Residence: 11342 Peconic  
Boise, Idaho 83709  
United States of America  
P.O. Box: Same as residence address


IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor : Paul Petersen  
Title : Determining Memory Upgrade Options  
Serial No. : Unknown                      Docket : MICE-0051-US  
Filed : Herewith    (99.02108)

Assistant Commissioner for Patents  
BOX PATENT APPLICATION  
Washington, D.C. 20231

CERTIFICATE OF MAILING (37 C.F.R. 1.10)

The undersigned hereby certifies that this correspondence is being deposited with the U.S. Postal Service as Express Mail in an envelope addressed to the Assistant Commissioner for Patents, BOX PATENT APPLICATION, Washington, DC 20231, Express mail label number EL360181303US on October 18, 1999.

  
Be Henry

**ELECTION UNDER 37 C.F.R. §§ 3.71 AND 3.73**  
**ELECTION OF POWER OF ATTORNEY**

The undersigned, being Assignee of the entire interest in the above-identified application by virtue of an Assignment filed herewith, hereby elects under 37 C.F.R. § 3.71 to prosecute the application to the exclusion of the inventor.

The Assignee hereby revokes any previous Powers of Attorney and appoints: Coe F. Miles, Reg. No. 38,559; Timothy N. Trop, Reg. No. 28,994; Fred G. Pruner, Jr., Reg. No. 40,779; Dan C. Hu, Reg. No. 40,025, and John R. Merklung, Reg. No. 31,716 my patent attorneys, of TROP, PRUNER, HU & MILES, P.C., with offices located at 8554 Katy Freeway, Suite 100, Houston, TX 77024, telephone (713) 468-8880; and Hoyt A Fleming, III, Reg. No. 41,752, Paul A. Revis, Reg. No. P-45,040, and Steven P. Arnold, Reg. No. 33,354 my patent attorneys, of MICRON ELECTRONICS, INC. with full power of substitution and revocation, to prosecute this application, to make alterations and amendments therein, to transact all business in the Patent and Trademark Office connected therewith, to receive any Letters Patent, and for one year after issuance of such Letters Patent to file any request for a certificate of correction that may be deemed appropriate.

Pursuant to 37 C.F.R. § 3.73, the undersigned duly authorized designee of Assignee certifies that the evidentiary documents have been reviewed, specifically the Assignment to MICRON ELECTRONICS, INC., referenced below, and certifies that to the best of my knowledge and belief, title remains in the name of the Assignee.

Send correspondence to Coe F. Miles of TROP, PRUNER, HU & MILES, P.C., 8554 Katy Freeway, Suite 100, Houston, TX 77024 and direct telephone calls to Coe F. Miles at (713) 468-8880.

A handwritten signature in dark ink, appearing to read "Paul A. Revis", is written over a solid horizontal line.

Paul A. Revis  
Intellectual Property Counsel  
Micron Electronics, Inc.